


Ειδικά Θέματα Αρχιτεκτονικής και Προγραμματισμού Μικροεπεξεργαστών

Ενότητα 3: Arithmetic for Computers

Διδάσκων: Βαρτζιώτης Φώτιος Τμήμα Πληροφορικής και Τηλεπικοινωνιών

Arithmetic


- Where we've been:
 - performance
 - abstractions
 - instruction set architecture
 - assembly language and machine language
- What's up ahead:
 - *implementing* the architecture



Numbers

- Bits are just bits (no inherent meaning)
 - conventions define relationship between bits and numbers
- Binary integers (base 2)
 - 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001...
 - decimal: 0, ..., 2ⁿ-1 n bits
- Of course it gets more complicated:
 - bit strings are *finite*, but
 - for some fractions and real numbers, finitely many bits is not enough, so
 - overflow & approximation errors: e.g., represent 1/3 as binary!
 - negative integers
- How do we represent negative integers?
 - which bit patterns will represent which integers?

Possible Representations



One's Complement Two's Complement = 000 =0 6 001 = +1ambiguous zero 010 = +2011 = +3100 = -3101 = -2110 = -1111 =

000 =

001 = +1

010 = +2

011 = +3

100 = -4

101 = -3

110 = -2

111 = -1

zero

and positives; unique

unequal no. of negatives

Issues:

- *balance* equal number of negatives and positives
- *ambiguous zero* whether more than one zero representation
- ease of arithmetic operations

Which representation is best? Can we get both balance and non-ambiguous zero?

Representation Formulae

Two's complement:

$$x_n x_{n-1} \dots x_0 = x_n^* - 2^n + x_{n-1}^* 2^{n-1} + \dots + x_0^* 2^0$$

or
 $x_n X' = x_n^* - 2^n + X'$ (writing rightmost n bits $x_{n-1} \dots x_0$ as X')

$$= \begin{cases} X', & \text{if } x_n = 0 \\ -2^n + X', & \text{if } x_n = 1 \end{cases}$$

One's complement:

$$x_n X' = \begin{cases} X', & \text{if } x_n = 0 \\ -2^n + 1 + X', & \text{if } x_n = 1 \end{cases}$$

MIPS - 2's complement

32 bit signed numbers:

Negative integers are exactly those that have leftmost bit 1

Two's Complement Operation

- Negation Shortcut: To negate any two's complement integer (<u>except for minint</u>) invert all bits and add 1
 - note that negate and invert are different operations!
- Sign Extension Shortcut: To convert an n-bit integer into an integer with more than n bits i.e., to make a narrow integer fill a wider word *replicate the most significant bit* (*msb*) of the original number to fill the new bits to its left

Example:	<u>4-bit</u>	<u>8-bit</u>		
	0010	=	0000	0010
	1010	=	1111	1010

• why is this correct? Prove!

MIPS Notes

b lb vs. lbu

signed load sign extends to fill 24 left bits

- unsigned load fills left bits with 0's
- ▶ slt **&** slti
 - compare signed numbers
- ▶ sltu & sltiu

 compare unsigned numbers, i.e., treat both operands as non-negative

Two's Complement Addition

- Perform add just as in 1st semester(carry/borrow 1s)
 - Examples (4-bits):

0101	0110	1011	1001	1111
0001	0101	0111	1010	1110

Do these sums now!! Remember all registers are 4-bit including result register!

So you have to **throw** away the carry-out from the msb!!

- Have to beware of overflow : if the fixed number of bits (4, 8, 16, 32, etc.) in a register cannot represent the result of the operation
 - terminology alert: overflow does not mean there was a carry-out from the msb that we lost (though it sounds like that!) - it means simply that the result in the fixed-sized register is incorrect
 - as can be seen from the above examples there are cases when the result is correct even after losing the carry-out from the msb

Two's Complement Addition: Verifying Carry/Borrow method

• Two (n+1)-bit integers: $X = x_n X'$, $Y = y_n Y'$

Carry/borrow		$2^n \le X' + Y' < 2^{n+1} - 1$
add X + Y	(no CarryIn to last bit)	(Carryin to last bit)
$x_n = 0, y_n = 0$	ok	not ok(overflow!)
$x_n = 1, y_n = 0$	ok	ok
$x_n = 0, y_n = 1$	ok	ok
$x_n = 1, y_n = 1$	<pre>not ok(overflow!)</pre>	ok

Prove the cases above!

Prove if there is one more bit (total n+2 then) available for the result then there is no problem with overflow in add!

Two's Complement Operations

Now verify the negation shortcut!

• consider X +
$$(\overline{X} + 1) = (X + \overline{X}) + 1$$
:

associative law - but what if there is overflow in one of the adds on either side, i.e., the result is wrong...!

think minint !

Examples:

- -0101 = 1010 + 1 = 1011
- -1100 = 0011 + 1 = 0100
- -1000 ≠ 0111 + 1 = 1000

Detecting Overflow

- No overflow when adding a positive and a negative number
- No overflow when subtracting numbers with the same sign
- Overflow occurs when the result has "wrong" sign (verify!):

Operati	on	Operand A	Operand B	Result Indicating Overflow
A + B		\geq 0	\geq 0	< 0
A + B		< 0	< 0	≥ 0
A – B		\geq 0	< 0	< 0
A - B		< 0	\geq 0	≥ 0

Consider the operations A + B, and A - B

- ► can overflow occur if B is 0 ?
- *can overflow occur if A is 0 ?*

Effects of Overflow

- If an exception (interrupt) occurs
 - control jumps to predefined address for exception
 - interrupted address is saved for possible resumption
- Details based on software system/language
 - SPIM: see the EPC and Cause registers
- Don't always want to cause exception on overflow
 - > add, addi, sub cause exceptions on overflow
 - addu, addiu, subu do not cause exceptions on overflow


Review: Basic Hardware

1. AND gate $(c = a \cdot b)$

 $a \longrightarrow c$


а	b	c = a . b
0	0	0
0	1	0
1	0	0
1	1	1

2. OR gate (c = a + b)



а	b	c = a + b
0	0	0
0	1	1
1	0	1
1	1	1






 a
 c = ā

 0
 1

 1
 0

4. Multiplexor (if d = = 0, c = a; else c = b)




d	С
0	а
1	b

Review: Boolean Algebra & Gates

- Problem: Consider logic functions with three inputs: A, B, C.
 - output D is true if at least one input is true
 - output E is true if exactly two inputs are true
 - output F is true only if all three inputs are true
- Show the truth table for these three functions
- Show the Boolean equations for these three functions
- Show an implementation consisting of inverters, AND, and OR gates.

A Simple Multi-Function Logic Unit


To warm up let's build a logic unit to support the and and or instructions for MIPS (32-bit registers)



Possible implementation using a *multiplexor* :

Implementation with a Multiplexor

Selects one of the inputs to be the output based on a control input



Lets build our ALU using a MUX (multiplexor):


32 units

Implementations

Not easy to decide the best way to implement something

- do not want too many inputs to a single gate
- do not want to have to go through too many gates (= levels)
- for our purposes, ease of comprehension is important


Let's look at a 1-bit ALU for addition:




How could we build a 1-bit ALU for add, and, and or?

How could we build a 32-bit ALU?


1-bit Adder Logic



Building a 32-bit ALU




1-bit ALU for AND, OR and add



What about Subtraction (a - b) ?

- Two's complement approach: just negate b and add.
- How do we negate?
 - recall negation shortcut : invert each bit of b and set CarryIn to least significant bit (ALU0) to 1



Tailoring the ALU to MIPS: Test for Less-than and Equality

Need to support the set-on-less-than instruction

▶ e.g., slt \$t0, \$t3, \$t4


- remember: slt is an *R-type instruction* that produces 1 if rs < rt and 0 otherwise
- ▶ idea is to use subtraction: rs < rt ⇔ rs rt < 0. Recall msb of negative number is 1
- two cases after subtraction rs rt:
 - ▶ if no overflow then rs < rt ⇔ most significant bit of rs rt = 1</p>
 - if overflow then rs < rt \Leftrightarrow most significant bit of rs rt = 0
- ► why?

• e.g.,
$$5_{ten} - 6_{ten} = 0101 - 0110 = 0101 + 1010 = 1111 (ok!)$$

 $-7_{\text{ten}} - 6_{\text{ten}} = 1001 - 0110 = 1001 + 1010 = 0011 \text{ (overflow!)}$

therefore

set bit = msb of rs - rt ⊕ overflow bit
where set bit, which is output from ALU31, gives the result of slt
Fig. (lower) indicates set bit is the adder output - not correct !!
set bit is sent from ALU31 to ALU0 as the Less bit at ALU0; all other
Less bits are hardwired 0; so Less is the 32-bit result of slt




1-bit ALU for the most significant bit

32-bit ALU from 31 copies of ALU at top left and 1 copy of ALU at bottom left in the most significant position

Tailoring the ALU to MIPS: Test for Less-than and Equality

- What about logic for the overflow bit ?
 - ▶ overflow bit = carry *in to* msb ⊕ carry *out of* msb
 - verify!
 - logic for overflow detection therefore can be put in to ALU31
- Need to support *test for equality*
 - ▶ e.g., beq \$t5, \$t6, \$t7
 - ▶ use subtraction: $rs rt = 0 \iff rs = rt$
 - b do we need to consider overflow?



Conclusion

- We can build an ALU to support the MIPS instruction set
 - key idea: use multiplexor to select the output we want
 - we can efficiently perform subtraction using two's complement
 - we can replicate a 1-bit ALU to produce a 32-bit ALU
- Important points about hardware
 - all gates are always working
 - speed of a gate depends on number of inputs (fan-in) to the gate
 - speed of a circuit depends on number of gates in series (particularly, on the *critical path* to the deepest level of logic)
- Speed of MIPS operations
 - clever changes to organization can improve performance (similar to using better algorithms in software)
 - we'll look at examples for addition, multiplication and division

Problem: Ripple-carry Adder is Slow

- ► Is a 32-bit ALU as fast as a 1-bit ALU? Why?
- Is there more than one way to do addition? Yes:
 - one extreme: ripple-carry carry ripples through 32 ALUs, slow!
 - other extreme: sum-of-products for each CarryIn bit super fast!
 - Carryln bits:

$$c_1 = b_0 \cdot c_0 + a_0 \cdot c_0 + a_0 \cdot b_0$$

Note: c_i is CarryIn bit into i th ALU; c_0 is the forced CarryIn into the least significant ALU

 $c_{2} = b_{1} \cdot c_{1} + a_{1} \cdot c_{1} + a_{1} \cdot b_{1}$ = $a_{1} \cdot a_{0} \cdot b_{0} + a_{1} \cdot a_{0} \cdot c_{0} + a_{1} \cdot b_{0} \cdot c_{0}$ (substituting for c_{1}) + $b_{1} \cdot a_{0} \cdot b_{0} + b_{1} \cdot a_{0} \cdot c_{0} + b_{1} \cdot b_{0} \cdot c_{0} + a_{1} \cdot b_{1}$

 $c_3 = b_2 \cdot c_2 + a_2 \cdot c_2 + a_2 \cdot b_2$

= ... = sum of 15 4-term products...

How fast? But not feasible for a 32-bit ALU! Why? Exponential complexity!!

Two-level Carry-lookahead Adder: First Level

- An approach between our two extremes
- Motivation:
 - if we didn't know the value of a carry-in, what could we do?
 - **•** when would we always generate a carry? (generate) $g_i = a_i \cdot b_i$
 - when would we propagate the carry? (propagate) $p_i = a_i + b_i$

• Express (carry-in equations in terms of generate/propagates) $c_1 = g_0 + p_0 \cdot c_0$ $c_2 = g_1 + p_1 \cdot c_1 = g_1 + p_1 \cdot g_0 + p_1 \cdot p_0 \cdot c_0$ $c_3 = g_2 + p_2 \cdot c_2 = g_2 + p_2 \cdot g_1 + p_2 \cdot p_1 \cdot g_0 + p_2 \cdot p_1 \cdot p_0 \cdot c_0$ $c_4 = g_3 + p_3 \cdot c_3 = g_3 + p_3 \cdot g_2 + p_3 \cdot p_2 \cdot g_1 + p_3 \cdot p_2 \cdot p_1 \cdot g_0$ $+ p_3 \cdot p_2 \cdot p_1 \cdot p_0 \cdot c_0$

Feasible for 4-bit adders - with wider adders unacceptable complexity.
 solution: build a *first level using 4-bit adders*, then a *second level on top*

Two-level Carry-lookahead Adder: Second Level for a 16-bit adder

- Propagate signals for each of the four 4-bit adder blocks:
- $P_0 = p_3 \cdot p_2 \cdot p_1 \cdot p_0$
- $P_1 = p_7 \cdot p_6 \cdot p_5 \cdot p_4$
- $P_2 = p_{11} \cdot p_{10} \cdot p_9 \cdot p_8$
- $P_3 = p_{15} \cdot p_{14} \cdot p_{13} \cdot p_{12}$
- Generate signals for each of the four 4-bit adder blocks: $G_0 = g_3 + p_3 \cdot g_2 + p_3 \cdot p_2 \cdot g_1 + p_3 \cdot p_2 \cdot p_1 \cdot g_0$

 $G_1 = g_7 + p_7.g_6 + p_7.p_6.g_5 + p_7.p_6.p_5.g_4$

- $G_2 = g_{11} + p_{11} \cdot g_{10} + p_{11} \cdot p_{10} \cdot g_9 + p_{11} \cdot p_{10} \cdot p_9 \cdot g_8$
- $G_3 = g_{15} + p_{15} \cdot g_{14} + p_{15} \cdot p_{14} \cdot g_{13} + p_{15} \cdot p_{14} \cdot p_{13} \cdot g_{12}$

Two-level Carry-lookahead Adder: Second Level for a 16-bit adder


CarryIn signals for each of the four 4-bit adder blocks (see earlier carry-in equations in terms of generate/propagates):

$$C_{1} = G_{0} + P_{0} \cdot C_{0}$$

$$C_{2} = G_{1} + P_{1} \cdot G_{0} + P_{1} \cdot P_{0} \cdot C_{0}$$

$$C_{3} = G_{2} + P_{2} \cdot G_{1} + P_{2} \cdot P_{1} \cdot G_{0} + P_{2} \cdot P_{1} \cdot P_{0} \cdot C_{0}$$

$$C_{4} = G_{3} + P_{3} \cdot G_{2} + P_{3} \cdot P_{2} \cdot G_{1} + P_{3} \cdot P_{2} \cdot P_{1} \cdot G_{0} + P_{3} \cdot P_{2} \cdot P_{1} \cdot G_{0}$$



from the extra logic

Two-level Carry-lookahead Adder: Second Level for a 16-bit adder

- Two-level carry-lookahead logic *steps*:
 - 1. compute p_i 's and g_i 's at each 1-bit ALU
 - 2. compute P_i 's and G_i 's at each 4-bit adder unit
 - 3. compute C_{i} 's in carry-lookahead unit
 - 4. compute c_i 's at each 4-bit adder unit
 - 5. compute results (sum bits) at each 1-bit ALU
 - *E.g.*, add using carry-lookahead logic:
 - 0001 1010 0011 0011
 - 1110 0101 1110 1011
- *Compare times for ripple-carry vs. carry-lookahead for a 16-bit adder assuming unit delay at each gate*

Multiply

shift-add method:

Product	01001000
	1000
	0000
	0000
	1000
Multiplier	x 1001
Multiplicar	nd 1000

m bits x n bits = m+n bit product


Binary makes it easy:

multiplier bit 1 => copy multiplicand (1 x multiplicand)

multiplier bit 0 => place 0


(0 x multiplicand)

▶ 3 versions of multiply hardware & algorithm



Shift-add Multiplier Version 1

Shift-add Multiplier Version1



Example: 0010 * 0011:

ltera -tion	Step	Multiplier	Multiplicand	Product
0	init	0011	0000 0010	0000 0000
	values			
1	1a	0011	0000 0010	0000 0010
	2	0011	0000 0100	0000 0010
	3	0001	0000 0100	0000 0010
2	••••			

Observations on Multiply Version 1


► 1 step per clock cycle \Rightarrow nearly 100 clock cycles to multiply two 32-bit numbers

► Half the bits in the multiplicand register always 0


 \Rightarrow 64-bit adder is wasted

O's inserted to right as multiplicand is shifted left
 ⇒ least significant bits of product never change once formed

Intuition: instead of shifting multiplicand to left, shift product to right...



Shift-add Multiplier Version 2




Example: 0010 * 0011:


tera tion	Step	Multiplier	Multiplicand	Product
0	init	0011	0010	0000 0000
	values			
1	1a	0011	0010	0010 0000
	2	0011	0010	0001 0000
	3	0001	0010	0001 0000
2	•••			

Observations on Multiply Version 2

Each step the product register wastes space that exactly matches the current size of the multiplier

Intuition: combine multiplier register and product register...





Observations on Multiply Version 3

2 steps per bit because multiplier & product combined

What about *signed* multiplication?

easiest solution is to make both positive and remember whether to negate product when done, i.e., leave out the sign bit, run for 31 steps, then negate if multiplier and multiplicand have opposite signs

Booth's Algorithm is an elegant way to multiply signed numbers using same hardware - it also often quicker...

Motivating Booth's algorithm

Example 0010 * 0110. Traditional:

 0010

 X
 0110

 0000
 shift (0 in multiplier)

 0010
 add (1 in multiplier)

 0010
 add (1 in multiplier)


 0010
 shift (0 in multiplier)

 0010
 shift (0 in multiplier)

00001100

Same example. But observe there are two successive 1's in multiplier 0110 = 2² + 2¹ = 2³ - 2¹, so can replace successive 1's by subtract and then add:

0010	
0110	
0000	shift (0 in multiplier)
-0010	sub (first 1 in multiplier)
0000	shift (middle of string of 1's)
0010	add (previous step had last 1)
00001100	_



value the sum $2^{n} + 2^{n-1} + ... + 2^{m} = 2^{n+1} - 2^{m}$

Replace a string of 1s in multiplier with an initial subtract when we first see a one and then later add after the last one

► What if the string of 1's started from the left of the (2's complement) number, e.g., 11110001 – would the formula above have to be modified?!

Booth from Multiply Version 3

Modify Step 1 of the algorithm Multiply Version 3 to consider 2 bits of the multiplier: the current bit and the bit to the right (i.e., the current bit of the previous step). Instead of two outcomes, now there are four:

<u>Case</u>	Current Bit	Bit to the Righ	t Explanation	<u>Example</u>	<u>Op</u>
1a	0	0	Middle of run of Os	0 <u>00</u> 1111000	none
1b	0	1	End of run of 1s	00 <u>01</u> 111000	add
1c	1	0	Begins run of 1s	000111 <u>10</u> 00	sub
1d	1	1	Middle of run of 1s	00011 <u>11</u> 000	none

Modify Step 2 of Multiply Version 3 to sign extend when the product is shifted right (arithmetic right shift, rather than logical right shift) because the product is a signed number

Now draw the flowchart for Booth's algorithm !

Multiply Version 3 and Booth share the same hardware, except Booth requires one extra flipflop to remember the bit to the right of the current bit in the product register - which is the bit pushed out by the preceding right shift

Booth Example (2 x 7)

Operation	Multiplicand	Product	next?
0. initial value	e 0010	0000 0111 0	10 -> sub P = P - M
1c.	0010	1110 0111 0	shift P (sign ext)
2.	0010	1111 0011 1	11 -> nop
1d.	0010	1111 0011 1	shift P (sign ext)
2.	0010	1111 1001 1	11 -> nop
1d.	0010	1111 1001 1	shift P (sign ext)
2.	0010	1111 1100 1	$01 \rightarrow add P = P + M$
1b.	0010	0001 1100 1	shift P (sign ext)
2.	0010	0000 1110 0	done

Booth Algorithm (2 * -3)

Operation	Multiplicand	Product	next?
0.initial value	0010	0000 1101 0	$10 \rightarrow \text{sub P} = \text{P} - \text{M}$
1c.	0010	1110 1101 0	shift P (sign ext)
2.	0010	1111 0110 1	01 -> add P = P + M
1b.	0010	0001 0110 1	shift P (sign ext)
2.	0010	0000 1011 0	10 -> sub P = P - M
1c.	0010	1110 1011 0	shift P
2.	0010	1111 0101 1	11 -> nop
1d.	0010	1111 0101 1	shift P
2.	0010	1111 1010 1	done


Verifying Booth's Algorithm

multiplier $a = a_{31} a_{32} \dots a_0$, multiplicand = b a_i a_{i-1} Operation 0 nop 0 0 1 add b 1 0 sub b 1 0 1 1 nop 1.e., if $a_{i-1} - a_i = \begin{cases} 0, nop \\ +1, add b \\ -1, sub b \end{cases}$ Therefore, Booth computes sum: $(a_{-1} - a_0) * b * 2^0$ + (a₀ - a ₁) * b * 2¹ + $(a_1 - a_2)$ * b * 2² + $(a_{30} - a_{31}) * b * 2^{31}$ = ... simplify telescopic sum! ...

MIPS Notes

- MIPS provides two 32-bit registers Hi and Lo to hold a 64-bit product
- mult, multu (unsigned) put the product of two 32-bit register operands into Hi and Lo: overflow is ignored by MIPS but can be detected by programmer by examining contents of Hi
- mflo, mfhi moves content of Hi or Lo to a general-purpose register
- Pseudo-instructions mul (without overflow), mulo (with overflow), mulou (unsigned with overflow) take three 32-bit register operands, putting the product of two registers into the third

Divide





see how big a multiple of the divisor can be subtracted, creating quotient digit at each step

▶ Binary makes it easy \Rightarrow *first*, try 1 * divisor; *if too big*, 0 * divisor

Dividend = (Quotient * Divisor) + Remainder

► 3 versions of divide hardware & algorithm:





Example: 0111 / 0010:

ltera-	Step	Quotient	Divisor	Remainder
tion				
0	init	0000	0010 0000	0000 0111
1	1	0000	0010 0000	1110 0111
	2b	0000	0010 0000	0000 0111
	3	0000	0001 0000	0000 0111
2 3 4 5				

Observations on Divide Version 1

► Half the bits in divisor always 0


 \rightarrow 1/2 of 64-bit adder is wasted

> \Rightarrow 1/2 of divisor register is wasted

Intuition: instead of shifting divisor to right, shift remainder to left...

Step 1 cannot produce a 1 in quotient bit - as all bits corresponding to the divisor in the remainder register are 0 (remember all operands are 32-bit)


Intuition: switch order to shift first and then subtract - can save 1 iteration...




Observations on Divide Version 2

Each step the remainder register wastes space that exactly matches the current size of the quotient


Intuition: combine quotient register and remainder register...





Number of Iterations

- Why the extra iteration in Version 1?
- Why the final correction step in Versions 2 & 3?



Observations on Divide Version

Same hardware as Multiply Version 3

Signed divide:

- make both divisor and dividend positive and perform division
- negate the quotient if divisor and dividend were of opposite signs
- make the sign of the remainder match that of the dividend
- this ensures always
 - b dividend = (quotient * divisor) + remainder
 - -quotient (x/y) = quotient (-x/y) (e.g. 7 = 3*2 + 1 & -7 = -3*2 1)

MIPS Notes

- div (signed), divu (unsigned), with two 32-bit register operands, divide the contents of the operands and put remainder in Hi register and quotient in Lo; overflow is ignored in both cases
- pseudo-instructions div (signed with overflow), divu (unsigned without overflow) with three 32bit register operands puts quotients of two registers into third

Floating Point

- We need a way to represent
 - numbers with fractions, e.g., 3.1416
 - very small numbers (in absolute value), e.g., .00000000023
 - very large numbers (in absolute value) , e.g., -3.15576 *
- Representation:
 - scientific: sign, exponent, significand form: / binary point
 - ► (-1)^{sign} * significand * 2^{exponent}. E.g., -101.001101 * 2¹¹¹⁰⁰¹
 - more bits for *significand* gives more accuracy
 - more bits for *exponent* increases range
 - If 1 ≤ significand < 10_{two}(=2_{ten}) then number is normalized, except for number 0 which is normalized to significand 0

▶ E.g., -101.001101 * 2¹¹¹⁰⁰¹ = -1.01001101 * 2¹¹¹⁰¹¹ (normalized)

1046

IEEE 754 Floating-point Standard

IEEE 754 floating point standard:

single precision: one word

31	bits 30 to 23	bits 22 to 0	
sign	8-bit exponent	23-bit significand	

double precision: two words

31	bits 30 to 20	bits 19 to 0
sign	11-bit exponent	upper 20 bits of 52-bit significand

bits	31	to	0

lower 32 bits of 52-bit significand

IEEE 754 Floating-point Standard

Sign bit is 0 for positive numbers, 1 for negative numbers

Number is assumed normalized and leading 1 bit of significand left of binary point (for non-zero numbers) is assumed and not shown

e.g., significand 1.1001... is represented as 1001...,

exception is number 0 which is represented as all 0s (see next slide)

```
for other numbers:
```

```
value = (-1)<sup>sign</sup> * (1 + significand) * 2<sup>exponent value</sup>
```

- Exponent is *biased* to make sorting easier
 - all 0s is smallest exponent, all 1s is largest
 - bias of 127 for single precision and 1023 for double precision
 - therefore, for non-0 numbers: value = (-1)^{sign} * (1 + significand) *

equals exponent value

* 2(exponent - bias)

IEEE 754 Floating-point Standard

- Special treatment of 0:
 - if exponent is all 0 and significand is all 0, then the value is
 0 (sign bit may be 0 or 1)
 - if exponent is all 0 and significand is not all 0, then the value is
 - $(-1)^{sign} * (1 + significand) * 2^{-127}$
 - therefore, all 0s is taken to be 0 and not 2⁻¹²⁷ (as would be for a non-zero normalized number); similarly, 1 followed by all 0's is taken to be 0 and not 2⁻¹²⁷
- Example : Represent -0.75_{ten} in IEEE 754 single precision
 - **b** decimal: $-0.75 = -3/4 = -3/2^2$
 - **binary:** $-11/100 = -.11 = -1.1 \times 2^{-1}$
 - IEEE single precision floating point exponent = bias + exponent value

 $= 127 + (-1) = 126_{ten} = 01111110_{two}$


exponent


sign

significand

Floating Point Addition


Algorithm:





Floating Point Multpication

Algorithm:



Floating Point Complexities

- In addition to overflow we can have underflow (number too small)
- Accuracy is the problem with both overflow and underflow because we have only a finite number of bits to represent numbers that may actually require arbitrarily many bits
 - ▶ limited precision \Rightarrow rounding \Rightarrow rounding error
 - IEEE 754 keeps two extra bits, guard and round
 - four rounding modes
 - positive divided by zero yields infinity
 - > zero divide by zero yields *not a number*
 - other complexities
- Implementing the standard can be tricky
- Not implementing the standard can be even worse
 - see text for discussion of Pentium bug!

MIPS Floating Point

- MIPS has a *floating point coprocessor* (numbered 1, SPIM) with thirty-two 32-bit registers \$f0 - \$f31. Two of these are required to hold doubles. Floating point instructions must use only evennumbered registers (including those operating on single floats). SPIM simulates MIPS floating point.
- Floating point arithmetic: add.s (single addition), add.d (double addition), sub.s, sub.d, mul.s, mul.d, div.s, div.d
- Floating point comparison: c.x.s (single), c.x.d (double), where x may be eq, neq, lt, le, gt, ge
- Other instructions...

Summary

- Computer arithmetic is constrained by limited precision
- Bit patterns have no inherent meaning but standards do exist:
 - two's complement
 - ▶ IEEE 754 floating point
- Computer instructions determine *meaning* of the bit patterns.
- Performance and accuracy are important so there are many complexities in real machines (i.e., algorithms and implementation)
- Read Computer Arithmetic Algorithms by I. Koren
 - it is easy-to-read and shows new algorithms for arithmetic